Wilkinson Power Divider

In this notebook we create a Wilkinson power divider, which splits an input signal into two equals phase output signals. Theoretical results about this circuit are exposed in reference [1]. Here we will reproduce the ideal circuit illustrated below and discussed in reference [2]. In this example, the circuit is designed to operate at 1 GHz.

d55af4613a40438ba2609c8b70c30824

  • [1] P. Hallbjörner, Microw. Opt. Technol. Lett. 38, 99 (2003).

  • [2] Microwaves 101: “Wilkinson Power Splitters”

[1]:
# standard imports
import numpy as np
import matplotlib.pyplot as plt
import skrf as rf
rf.stylely()
[2]:
# frequency band
freq = rf.Frequency(start=0, stop=2, npoints=501, unit='GHz')

# characteristic impedance of the ports
Z0_ports = 50

# resistor
R = 100
line_resistor = rf.media.DefinedGammaZ0(frequency=freq, Z0=R)
resistor = line_resistor.resistor(R, name='resistor')

# branches
Z0_branches = np.sqrt(2)*Z0_ports
beta = freq.w/rf.c
line_branches = rf.media.DefinedGammaZ0(frequency=freq, Z0=Z0_branches, gamma=0+beta*1j)

d = line_branches.theta_2_d(90, deg=True)  # @ 90°(lambda/4)@ 1 GHz is ~ 75 mm
branch1 = line_branches.line(d, unit='m', name='branch1')
branch2 = line_branches.line(d, unit='m', name='branch2')

# ports
port1 = rf.Circuit.Port(freq, name='port1', z0=50)
port2 = rf.Circuit.Port(freq, name='port2', z0=50)
port3 = rf.Circuit.Port(freq, name='port3', z0=50)

# Connection setup
#┬Note that the order of appearance of the port in the setup is important
connections = [
           [(port1, 0), (branch1, 0), (branch2, 0)],
           [(port2, 0), (branch1, 1), (resistor, 0)],
           [(port3, 0), (branch2, 1), (resistor, 1)]
        ]

# Building the circuit
C = rf.Circuit(connections)

The circuit setup can be checked by visualising the circuit graph (this requires the python package networkx to be available).

[3]:
C.plot_graph(network_labels=True, edge_labels=True, port_labels=True, port_fontize=2)
../../_images/examples_circuit_Wilkinson_Power_Splitter_5_0.png

Let’s look to the scattering parameters of the circuit:

[4]:
fig, (ax1,ax2) = plt.subplots(2, 1, sharex=True)
C.network.plot_s_db(ax=ax1, m=0, n=0,  lw=2)  # S11
C.network.plot_s_db(ax=ax1, m=1, n=1,  lw=2)  # S22
ax1.set_ylim(-90, 0)
C.network.plot_s_db(ax=ax2, m=1, n=0,  lw=2)  # S21
C.network.plot_s_db(ax=ax2, m=2, n=0,  ls='--', lw=2)  # S31
ax2.set_ylim(-4, 0)
fig.suptitle('Ideal Wilkinson Divider @ 1 GHz')
[4]:
Text(0.5, 0.98, 'Ideal Wilkinson Divider @ 1 GHz')
../../_images/examples_circuit_Wilkinson_Power_Splitter_7_1.png

Currents and Voltages

Is is possible to calculate currents and voltages at the Circuit’s internals ports. However, if you try with this specific example, one obtains:

[5]:
power = [1,0,0]
phase = [0,0,0]
C.voltages(power, phase)  # or C2.currents(power, phase)
---------------------------------------------------------------------------
NotImplementedError                       Traceback (most recent call last)
Input In [5], in <cell line: 3>()
      1 power = [1,0,0]
      2 phase = [0,0,0]
----> 3 C.voltages(power, phase)

File ~/checkouts/readthedocs.org/user_builds/scikit-rf/envs/v0.23.0/lib/python3.8/site-packages/skrf/circuit.py:1234, in Circuit.voltages(self, power, phase)
   1232 for inter_idx, inter in self.intersections_dict.items():
   1233     if len(inter) > 2:
-> 1234         raise NotImplementedError('Connections between more than 2 ports are not supported (yet?)')
   1236 a = self._a(self._a_external(power, phase))
   1237 b = self._b(a)

NotImplementedError: Connections between more than 2 ports are not supported (yet?)

This situation is “normal”, in the sense that the voltages and currents calculation methods does not support the case of more than 2 ports are connected together, which is the case in this example, as we have defined the connection list:

connections = [
           [(port1, 0), (branch1, 0), (branch2, 0)],
           [(port2, 0), (branch1, 1), (resistor, 0)],
           [(port3, 0), (branch2, 1), (resistor, 1)]
        ]

However, note that the voltages and currents calculations at external ports works:

[6]:
C.voltages_external(power, phase)  # or C.currents_external(power, phase)
[6]:
array([[ 6.66666667+0.00000000e+00j,  6.66666667+0.00000000e+00j,
         6.66666667+0.00000000e+00j],
       [ 6.66678364+1.97457133e-02j,  6.66656431-3.94922062e-02j,
         6.66656431-3.94922062e-02j],
       [ 6.66713454+3.94888282e-02j,  6.66625725-7.89838926e-02j,
         6.66625725-7.89838926e-02j],
       ...,
       [ 6.66713454-3.94888282e-02j, -6.66625725-7.89838926e-02j,
        -6.66625725-7.89838926e-02j],
       [ 6.66678364-1.97457133e-02j, -6.66656431-3.94922062e-02j,
        -6.66656431-3.94922062e-02j],
       [ 6.66666667+1.01076838e-15j, -6.66666667+2.02153677e-15j,
        -6.66666667+2.02153677e-15j]])

But there is hope! It is possible to calculate the internal voltages and currents of the circuit using intermediate splitting Networks. In our case, one needs three “T” Networks and to make only pair of connections:

[7]:
tee1 = line_branches.tee(name='tee1')
tee2 = line_branches.tee(name='tee2')
tee3 = line_branches.tee(name='tee3')

cnx = [
    [(port1, 0), (tee1, 0)],
    [(tee1, 1), (branch1, 0)],
    [(tee1, 2), (branch2, 0)],
    [(branch1, 1), (tee2, 0)],
    [(branch2, 1), (tee3, 0)],
    [(tee2, 2), (resistor, 0)],
    [(tee3, 2), (resistor, 1)],
    [(tee3, 1), (port3, 0)],
    [(tee2, 1), (port2, 0)],
]
C2 = rf.Circuit(cnx)

The resulting graph is a bit more stuffed:

[8]:
C2.plot_graph(network_labels=True, edge_labels=True, port_labels=True, port_fontize=2)
../../_images/examples_circuit_Wilkinson_Power_Splitter_15_0.png

But the results are the same:

[9]:
C.network == C2.network
[9]:
True
[10]:
fig, (ax1,ax2) = plt.subplots(2, 1, sharex=True)
C2.network.plot_s_db(ax=ax1, m=0, n=0,  lw=2)  # S11
C2.network.plot_s_db(ax=ax1, m=1, n=1,  lw=2)  # S22
ax1.set_ylim(-90, 0)
C2.network.plot_s_db(ax=ax2, m=1, n=0,  lw=2)  # S21
C2.network.plot_s_db(ax=ax2, m=2, n=0,  ls='--', lw=2)  # S31
ax2.set_ylim(-4, 0)
fig.suptitle('Ideal Wilkinson Divider (2nd way) @ 1 GHz')
[10]:
Text(0.5, 0.98, 'Ideal Wilkinson Divider (2nd way) @ 1 GHz')
../../_images/examples_circuit_Wilkinson_Power_Splitter_18_1.png

And this time one can calculate internal voltages and currents:

[11]:
C2.voltages(power, phase)  # or C2.currents(power, phase)
[11]:
array([[ 7.39770215+0.00000000e+00j,  8.79740003+0.00000000e+00j,
         6.66666667+0.00000000e+00j, ...,  5.505631  +0.00000000e+00j,
         6.54733556+0.00000000e+00j,  5.505631  +0.00000000e+00j],
       [ 7.39779875+1.63068917e-02j,  8.79751491+1.93922716e-02j,
         6.66678364+1.97457133e-02j, ...,  5.50554647-3.26144272e-02j,
         6.54723504-3.87853089e-02j,  5.50554647-3.26144272e-02j],
       [ 7.39808854+3.26116375e-02j,  8.79785953+3.87819913e-02j,
         6.66713454+3.94888282e-02j, ...,  5.50529289-6.52284251e-02j,
         6.54693347-7.75701073e-02j,  5.50529289-6.52284251e-02j],
       ...,
       [ 7.39808854-3.26116375e-02j,  8.79785953-3.87819913e-02j,
         6.66713454-3.94888282e-02j, ..., -5.50529289-6.52284251e-02j,
        -6.54693347-7.75701073e-02j, -5.50529289-6.52284251e-02j],
       [ 7.39779875-1.63068917e-02j,  8.79751491-1.93922716e-02j,
         6.66678364-1.97457133e-02j, ..., -5.50554647-3.26144272e-02j,
        -6.54723504-3.87853089e-02j, -5.50554647-3.26144272e-02j],
       [ 7.39770215+8.34737661e-16j,  8.79740003+9.92675966e-16j,
         6.66666667+1.01076838e-15j, ..., -5.505631  +1.66947532e-15j,
        -6.54733556+1.98535193e-15j, -5.505631  +1.66947532e-15j]])

You will find more details on voltages and currents calculation on the dedicated example.

[ ]: